



INDIAN INSTITUTE OF TECHNOLOGY

KHARAGPUR – 721 302, INDIA

Sponsored Research and Industrial Consultancy

Administrative Officer/Senior Executive Officer

ADVERTISEMENT NO. : IIT/SRIC/R/HYM/2025/102, DATED DECEMBER 23, 2025

Applications are invited through online for the following assignment in a purely time bound research project undertaken in the Department of Electrical Engineering of this institute.

| | |
|--|--|
| Name of the temporary assignment | : 1) Junior Research Fellowship - Research, No. of post: 1. |
| Name of the temporary research project | : High frequency fully integrated step-down power management converter (Project Code – R/HYM) |
| Dept./Centre/School | : 1) Electrical Engineering |
| PI/Co-PI | : Prof./Dr. Santanu Kapat |
| Application fee(In Rs.) | : General / Male / OBC: Not applicable , Female : 0, SC/ST: 0 |
| Last date of application | : February 05, 2026 |
| Name of the Sponsoring Agency | : STMicroelectronics Pvt. Ltd(Plot No. 1, Knowledge Park III, Greater Noida - 201308, Uttar Pradesh) |
| Consolidated Compensation (per month) | : 1) upto 37000 (depending on qualification and experience) |
| Qualifications & Experience | <p>: 1)</p> <p>Essential Qualification :</p> <p>1). B.Tech. (or equivalent) with valid GATE (or equivalent) score, OR M.Tech. (or equivalent) with GATE (or equivalent) qualification in Electrical / Electronics / Instrumentation Engineering.</p> <p>2). All through 60% (or CGPA 6.5) and above from Matriculation onward.</p> |
| | <p>Selected through a process described through any one of the following:</p> <p>a. Scholars who are selected through National Eligibility Tests - CSIR-UGC, NET, Including lectureship (Assistant Professorship) and GATE.</p> <p>b. The selection process through National level examinations conducted by Central Government Departments and their Agencies and Institutions such as DST, DBT, DAE, DOS, DRDO, MoE, ICAR, ICMR, IIT, IISc, IISER, NISER</p> |
| | <p>Desired Experience :</p> <p>Prior experience in Analog Integrated Circuit Design / Power Management Integrated Circuit Design will get due preference.</p> |
| | <p>Age Limit : Upper age limit is 28 years. Relaxable upto 5 years in the case of SC/ST/OBC/Physically Handicapped / Visually Handicapped and female applicant.</p> |
| | <p>Tenure : 24 Months or the termination of the project, whichever is earlier.</p> |

Note:1. The qualifications and experience prescribed are the minimum and mere possession of the same does not entitle a candidate to be called for the interview.
2. Age as on last date of advertisement.

Application fee shall be deposited in the following bank account through RTGS/NEFT/NET Banking etc. as under:

1).BANK NAME: STATE BANK OF INDIA(00202);2).BANK ADDRESS: P.O:KHARAGPUR TECHNOLOGY,DIST:MIDNAPORE;WEST BENGAL-721302;3).NAME OF BANK A/C: IIT SRIC-OM Account;4).ACCOUNT NO: 39502115210;5).IFSC CODE: SBIN0000202;6).SWIFT CODE: SBININBB339; The transaction details(UTR No./Transaction ID etc.) should be mentioned in the Application Form.

Administrative Officer/Senior Executive Officer